LDTILECFG - LoaD TILE ConFiG
STTILECFG - STore TILE ConFiG

LDTILECFG m512    (AMX-TILE#    tile configuration <- memory
void _tile_loadconfig(const void* tilecfg)
STTILECFG m512    (AMX-TILE#    tile configuration -> memory
void _tile_storeconfig(void* tilecfg)

m512 *tilecfg
Byte(s) Name Description
0 palette 0: don't use AMX (TILERELEASE)
1: configure to use AMX tile palette 1
1 start row 0 (except for the case of restarting after exception)
2-15 reserved must be zero
16-17 tile0.colsb total bytes of columns per row of each tile (TMM0-TMM7) (<= 64)
if the tile is not used, specify zero for both colsb and rows below
18-19 tile1.colsb
20-21 tile2.colsb
22-23 tile3.colsb
24-25 tile4.colsb
26-27 tile5.colsb
28-29 tile6.colsb
30-31 tile7.colsb
32-47 reserved must be zero
48 tile0.rows number of rows of each tile (TMM0-TMM7) (<= 16)
if the tile is not used, specify zero for both colsb above and rows
49 tile1.rows
50 tile2.rows
51 tile3.rows
52 tile4.rows
53 tile5.rows
54 tile6.rows
55 tile7.rows
56-63 reserved must be zero


x86/x64 SIMD Instruction List  Feedback